Mitrionics Announces New Version of Software Development Kit for Next Generation High Performance Computing

Los Gatos, CA, June 10, 2009 – Mitrionics, Inc, the technology leader in FPGA based hybrid computing, today announced Version 2.0 of the Mitrion Software Development Kit (SDK), a free C-family parallel programming language development environment, and the Mitrion Virtual Processor (MVP). These combined offerings are focused on dramatically increasing productivity among application developers working with parallel programming of field programmable gate arrays (FPGAs) to accelerate computing applications. The Mitrion SDK version 2.0 can be downloaded for free at www.mitrionics.com.

Version 2.0’s new productivity features significantly improves compilation speed, introduces new advanced debugging tools, and provides seamless integration with the Mitrionics’ Hybrid Computing Development (HPC) Systems.

In particular the MVP 2.0 enables commercial enterprises, academic institutions and government labs to easily program reconfigurable FPGA accelerated systems without using C-to-gates tools or hardware development languages (HDLs) like VHDL or Verilog. The MVP is a design for a highly configurable hardware execution engine, which can run parallel software programs while maintaining the exceptional performance of FPGAs.

“Today, those interested in exploring the benefits of FPGA acceleration need solutions that help them get past the parallel programming hurdles associated with showing real performance gains for relevant applications, “said Dr.Earl Joseph, vice chairman of programs at IDC. “The Mitrionics approach is the only solution that combines a novel processor architecture with an integrated software stack. Mitrion 2.0 is a welcomed advancement to those in the technical computing market seeking additional acceleration to solve extremely challenging processing problems.”

Benefits for Key Application Areas

The Mitrion SDK 2.0 is optimized for the most demanding applications requiring high throughput and low latency, such as genome informatics, proteomics, Internet and database search, and business process optimization challenges. Accelerated applications running on the virtual processor increase application performance by 10x to100x versus non-accelerated systems while consuming ninety percent less power.

“There’s been an increased demand for our FPGA-based hybrid computing platforms and along with that, our customer base has become increasingly demanding,” said Mike Calise, executive vice president and US general manager of Mitrionics. “These offerings break new ground for user productivity and opens a far broader market for adoption of FPGA-based high-performance computing.

Mitrion SDK 2.0

The Mitrion SDK is a complete development environment for accelerating applications while making it easy for programmers to learn how to write software that takes advantage of the parallelism available with the Mitrion Virtual Processor. The SDK includes a compiler and graphical code-simulator that simplifies finding programming errors, performance bottlenecks and inefficient code. The SDK supports Linux/UNIX, Windows and Mac OS X and can be downloaded free from www.mitrionics.com.

• Simulator Productivity Improvements

The improved simulator not only gives a functional simulation of the program, but also an accurate and visual impression of the performance of the Mitrion-C program executing in the MVP on a FPGA. This makes it easier to locate and eliminate performance bottlenecks.

New node information pop-ups show FPGA resource usage for each node and function. They also make it simple to pinpoint the underlying Mitrion-C statements, allowing programmers to quickly determine where resources are used, and to make informed decisions on how to make changes to optimize performance.

This new version 2.0 of the Mitrion-C Simulator is twice as fast as the previous version, with radically shorter compile times and reduced memory requirements. This allows much larger problems to be simulated while debugging.

• Streamlined Synthesis and Place & Route Process

The new, unique, Mitrion SPR tool runs the FPGA vendor synthesis and place & route software without user intervention, eliminating the need for programmers to learn these tools. This makes it possible for researchers and application engineers to concentrate on programming their applications, not on running complex software designed for use by hardware designers.

• Improved Automatic Deadlock Resolution

The deadlock resolution has been overhauled to automatically resolve deadlock situations not detected previously. The FPGA resource use for deadlock resolution has been greatly reduced, allowing improved performance from the MVP.

For additional information on Mitrion-C 2.0 view the “Mitrion 2.0 – Increased Productivity for All Mitrion-C Developers” page. www.mitrionics.com/?page=Mitrion_2.0

Price & Availability

Pricing options vary depending on the system and volume. Mitrion 2.0 is available now. For pricing information, contact sales@mitrionics.com

About Mitrionics

Founded in 2001, Mitrionics, located in Los Gatos, CA and Lund, Sweden is the technology leader in FPGA Accelerated Hybrid Computing Systems. Each fully integrated hardware and software platform provides a world-class hybrid computing environment including server, FPGA Accelerator, Mitrion Virtual Processor (MVP) IP and Mitrion SDK. The Mitrion Platform eliminates the need for circuit design skills making FPGA performance accessible to many disciplines like bioinformatics, genomics, image processing, digital signal processing, financial computing, information retrieval and business process optimization using database analytics. Mitrionics has key industry relationships with HP, SGI, Cray, Intel, AMD, Xilinx, Altera, XtremeData, Nallatech, and SET. For more information, visit the company Web site at www.mitrionics.com, email info@mitrionics.com or call 408-395-3247.

MORE ON THIS TOPIC