Carbon nanotubes are attractive candidates for use as the active elements in the next generation of electronic devices. However, it has proven incredibly difficult to align nanotubes within device architectures. Most of the approaches for lining up carbon nanotubes reported until now are only applicable to discrete devices and are not readily scalable to the levels required for the mass production of nanotube-based chips.
